• NG体育娱乐，ng体育平台

    双极性晶体管

    二极管

    ESD保护、TVS、滤波和信号调节ESD保护

    MOSFET

    氮化镓场效应晶体管(GaN FET)

    绝缘栅双极晶体管(IGBTs)

    模拟和逻辑IC

    汽车应用认证产品(AEC-Q100/Q101)

    74AUP2G00GF

    Low-power dual 2-input NAND gate

    The 74AUP2G00 provides dual 2-input NAND function.

    Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.

    This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.

    This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.

    此产品已停产

    Features and benefits

    • Wide supply voltage range from 0.8 V to 3.6 V

    • High noise immunity

    • Complies with JEDEC standards:

      • JESD8-12 (0.8 V to 1.3 V)

      • JESD8-11 (0.9 V to 1.65 V)

      • JESD8-7 (1.2 V to 1.95 V)

      • JESD8-5 (1.8 V to 2.7 V)

      • JESD8-B (2.7 V to 3.6 V)

    • Low static power consumption; ICC = 0.9 μA (maximum)

    • Latch-up performance exceeds 100 mA per JESD78 Class II

    • Inputs accept voltages up to 3.6 V

    • Low noise overshoot and undershoot < 10 % of VCC

    • IOFF circuitry provides partial power-down mode operation

    • ESD protection:

      • HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V

      • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

    • Multiple package options

    • Specified from -40 °C to +85 °C and -40 °C to +125 °C

    PCB Symbol, Footprint and 3D Model

    Model Name 描述

    封装

    下表中的所有产品型号均已停产 。

    型号 可订购的器件编号，（订购码(12NC)） 状态 标示 封装 外形图 回流焊/波峰焊 包装
    74AUP2G00GF 74AUP2G00GF,115
    (935291473115)    		 Obsolete no package information

    环境信息

    下表中的所有产品型号均已停产 。

    型号 可订购的器件编号 化学成分 RoHS RHF指示符
    74AUP2G00GF 74AUP2G00GF,115 74AUP2G00GF rohs rhf rhf
    品质及可靠性免责声明

    文档 (4)

    文件名称 标题 类型 日期
    74AUP2G00 Low-power dual 2-input NAND gate Data sheet 2024-08-12
    AN11052 Pin FMEA for AUP family Application note 2019-01-09
    aup2g00 aup2g00 IBIS model IBIS model 2013-04-07
    Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904 Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904 Leaflet 2019-04-12

    支持

    如果您需要设计/技术支持，请告知我们并填写 应答表 我们会尽快回复您。

    模型

    文件名称 标题 类型 日期
    aup2g00 aup2g00 IBIS model IBIS model 2013-04-07

    PCB Symbol, Footprint and 3D Model

    Model Name 描述

    How does it work?

    The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.