NG体育娱乐，ng体育平台

×

74LVC2T45-Q100; 74LVCH2T45-Q100

Dual supply translating transceiver; 3-state

The 74LVC2T45-Q100; 74LVCH2T45-Q100 are dual bit, dual supply translating transceivers with 3-state outputs that enable bidirectional level translation. They feature two 2-bits input-output ports (nA and nB), a direction control input (DIR) and dual supply pins (VCC(A) and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any voltage between 1.2 V and 5.5 V making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins nA and DIR are referenced to VCC(A) and pins nB are referenced to VCC(B). A HIGH on DIR allows transmission from nA to nB and a LOW on DIR allows transmission from nB to nA.

The devices are fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at GND level, both A port and B port are in the high-impedance OFF-state. Active bus hold circuitry in the 74LVCH2T45-Q100 holds unused or floating data inputs at a valid logic level.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

特性

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)

    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C

  • Wide supply voltage range:

    • VCC(A): 1.2 V to 5.5 V

    • VCC(B): 1.2 V to 5.5 V

  • High noise immunity

  • Complies with JEDEC standards:

    • JESD8-7 (1.2 V to 1.95 V)

    • JESD8-5 (1.8 V to 2.7 V)

    • JESD8C (2.7 V to 3.6 V)

    • JESD36 (4.5 V to 5.5 V)

  • Maximum data rates:

    • 420 Mbps (3.3 V to 5.0 V translation)

    • 210 Mbps (translate to 3.3 V))

    • 140 Mbps (translate to 2.5 V)

    • 75 Mbps (translate to 1.8 V)

    • 60 Mbps (translate to 1.5 V)

  • Suspend mode

  • Latch-up performance exceeds 100 mA per JESD 78 Class II

  • ±24 mA output drive (VCC = 3.0 V)

  • Inputs accept voltages up to 5.5 V

  • Low power consumption: 16 μA maximum ICC

  • IOFF circuitry provides partial Power-down mode operation

  • ESD protection:

    • HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 4000 V

    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

  • Multiple package options

参数类型

Type numberProduct statusVCC(A) (V)VCC(B) (V)Logic switching levelsOutput drive capability (mA)tpd (ns)Nr of bitsPower dissipation considerationsTamb (°C)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package name
74LVC2T45DC-Q100Production1.2 - 5.51.2 - 5.5CMOS/LVTTL± 242.52low-40~12519830.6107VSSOP8
74LVC2T45GS-Q100Production1.2 - 5.51.2 - 5.5CMOS/LVTTL± 242.52low-40~1252618.5136XSON8
74LVC2T45GT-Q100Production1.2 - 5.51.2 - 5.5CMOS/LVTTL± 242.52low-40~1253075.1144XSON8
74LVCH2T45DC-Q100Production1.2 - 5.51.2 - 5.5CMOS/LVTTL± 242.52low-40~12519830.6107VSSOP8

封装

型号封装尺寸版本回流焊/波峰焊包装状态标示可订购的器件编号，（订购码(12NC)）
74LVC2T45DC-Q100
VSSOP8
(SOT765-1) 		SOT765-1SOT765-1_125ActiveV4574LVC2T45DC-Q100H
( 9353 004 61125 )
74LVC2T45GS-Q100
XSON8
(SOT1203) 		SOT1203REFLOW_BG-BD-1
SOT1203_115ActiveV574LVC2T45GS-Q100X
( 9356 907 73115 )
74LVC2T45GT-Q100
XSON8
(SOT833-1) 		SOT833-1SOT833-1_115ActiveV4574LVC2T45GT-Q100X
( 9356 907 02115 )
74LVCH2T45DC-Q100
VSSOP8
(SOT765-1) 		SOT765-1SOT765-1_125ActiveX4574LVCH2T45DC-Q100H
( 9353 014 08125 )

环境信息

型号可订购的器件编号化学成分RoHSRHF指示符无铅转换日期
74LVC2T45DC-Q10074LVC2T45DC-Q100H74LVC2T45DC-Q100Always Pb-free
74LVC2T45GS-Q10074LVC2T45GS-Q100X74LVC2T45GS-Q100week 25, 2019
74LVC2T45GT-Q10074LVC2T45GT-Q100X74LVC2T45GT-Q100week 25, 2019
74LVCH2T45DC-Q10074LVCH2T45DC-Q100H74LVCH2T45DC-Q100Always Pb-free
品质及可靠性免责声明

文档 (12)

文件名称标题类型日期
74LVC_LVCH2T45_Q100Dual supply translating transceiver; 3-stateData sheet2023-08-09
AN10161PicoGate Logic footprintsApplication note2002-10-29
AN11009Pin FMEA for LVC familyApplication note2019-01-09
lvch2t45lvch2t45 IBIS modelIBIS model2013-04-07
lvc2t45lvc2t45 IBIS modelIBIS model2013-04-07
Nexperia_document_leaflet_Logic_Automotive_MicroPak_solutions_201904Automotive logic in MicroPak leadless packagesLeaflet2019-04-18
MAR_SOT1203MAR_SOT1203 TopmarkTop marking2013-06-03
SOT1203plastic, leadless extremely thin small outline package; 8 terminals; 0.35 mm pitch; 1.35 mm x 1 mm x 0.35 mm bodyPackage information2022-06-03
REFLOW_BG-BD-1Reflow soldering profileReflow soldering2021-04-06
MAR_SOT833MAR_SOT833 TopmarkTop marking2013-06-03
SOT833-1plastic, leadless extremely thin small outline package; 8 terminals; 0.5 mm pitch; 1 mm x 1.95 mm x 0.5 mm bodyPackage information2022-06-03
SOT765-1plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm bodyPackage information2022-06-03

支持

如果您需要设计/技术支持，请告知我们并填写 应答表, 我们会尽快回复您。

模型

文件名称标题类型日期
lvch2t45lvch2t45 IBIS modelIBIS model2013-04-07
lvc2t45lvc2t45 IBIS modelIBIS model2013-04-07

样品

安世半导体客户可通过我们的销售机构或直接通过在线样品商店订购样品： https://extranet.nexperia.com.

样品订单通常需要2-4天寄送时间。

如果您尚未取得安世半导体的直接采购帐号，我们的全球与区域经销网络可以协助您取得样品

NG体育娱乐，ng体育平台