可订购部件
型号 | 可订购的器件编号 | 订购代码(12NC) | 封装 | 从经销商处购买 |
---|---|---|---|---|
74LVT162240ADGG | 74LVT162240ADGG:11 | 935204070118 | SOT362-1 | 订单产品 |
Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more information3.3 V 16-bit inverting buffer/driver with 30 Ω termination resistors; 3-state
The 74LVT162240A is a high-performance BiCMOS product designed for VCC operation at 3.3 V.
This device is an inverting 16-bit buffer that is ideal for driving bus lines. The device features four output enable pins (1OE, 2OE, 3OE, 4OE), each controlling four of the 3-state outputs.
The 74LVT162240A is designed with 30 Ω series resistance in both the pull-up and pull-down output structures. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus receivers/transmitters.
16-bit bus interface
3-state buffers
Output capability: +12 mA/–12 mA
TTL input and output switching levels
Input and output interface capability to systems at 5 V supply
Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
Live insertion/extraction permitted
Outputs include series resistance of 30 Ω making external termination resistors unnecessary
Power-up 3-state
No bus current loading when output is tied to 5 V bus
Latch-up protection:
JESD17: exceeds 500 mA
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
型号 | Product status | VCC (V) | Logic switching levels | Output drive capability (mA) | fmax (MHz) | Nr of bits | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Rth(j-c) (K/W) | Package name |
---|---|---|---|---|---|---|---|---|---|---|---|
74LVT162240ADGG | Production | 2.7 - 3.6 | TTL | ± 12 | 150 | 16 | medium | -40~85 | 82 | 35 | TSSOP48 |
Model Name | 描述 |
---|---|
|
型号 | 可订购的器件编号,(订购码(12NC)) | 状态 | 标示 | 封装 | 外形图 | 回流焊/波峰焊 | 包装 |
---|---|---|---|---|---|---|---|
74LVT162240ADGG | 74LVT162240ADGG:11 (935204070118) |
Active | LVT162240A |
TSSOP48 (SOT362-1) |
SOT362-1 |
SSOP-TSSOP-VSO-WAVE
|
SOT362-1_118 |
文件名称 | 标题 | 类型 | 日期 |
---|---|---|---|
74LVT162240A | 3.3 V 16-bit inverting buffer/driver with 30 Ohm termination resistors; 3-state | Data sheet | 2024-02-01 |
SOT362-1 | 3D model for products with SOT362-1 package | Design support | 2020-01-22 |
lvt162240a | lvt162240a IBIS model | IBIS model | 2013-04-09 |
Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
TSSOP48_SOT362-1_mk | plastic, thin shrink small outline package; 48 leads; 0.5 mm pitch; 12.8 mm x 6.1 mm x 1.2 mm body | Marcom graphics | 2017-01-28 |
SOT362-1 | plastic thin shrink small outline package; 48 leads; body width 6.1 mm | Package information | 2024-01-05 |
SOT362-1_118 | TSSOP48; Reel pack for SMD, 13''; Q1/T1 product orientation | Packing information | 2020-04-21 |
74LVT162240ADGG_Nexperia_Product_Reliability | 74LVT162240ADGG Nexperia Product Reliability | Quality document | 2023-05-29 |
lvt16 | lvt16 Spice model | SPICE model | 2013-05-07 |
SSOP-TSSOP-VSO-WAVE | Footprint for wave soldering | Wave soldering | 2009-10-08 |
如果您需要设计/技术支持,请告知我们并填写 应答表 我们会尽快回复您。
文件名称 | 标题 | 类型 | 日期 |
---|---|---|---|
lvt162240a | lvt162240a IBIS model | IBIS model | 2013-04-09 |
lvt16 | lvt16 Spice model | SPICE model | 2013-05-07 |
SOT362-1 | 3D model for products with SOT362-1 package | Design support | 2020-01-22 |
Model Name | 描述 |
---|---|
|
型号 | Orderable part number | Ordering code (12NC) | 状态 | 包装 | Packing Quantity | 在线购买 |
---|---|---|---|---|---|---|
74LVT162240ADGG | 74LVT162240ADGG:11 | 935204070118 | Active | SOT362-1_118 | 2,000 | 订单产品 |
作为 Nexperia 的客户,您可以通过我们的销售机构订购样品。
如果您没有 Nexperia 的直接账户,我们的全球和地区分销商网络可为您提供 Nexperia 样品支持。查看官方经销商列表。
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.