可订购部件
型号 | 可订购的器件编号 | 订购代码(12NC) | 封装 | 从经销商处购买 |
---|---|---|---|---|
74AVCH1T45GW-Q100 | 74AVCH1T45GW-Q100H | 935299267125 | SOT363-2 | 订单产品 |
Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more informationDual-supply voltage level translator/transceiver; 3-state
The 74AVCH1T45-Q100 is a single bit, dual supply transceiver that enables bidirectional level translation. The 74AVCH1T45 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing potentially damaging backflow current through the device when it is powered down.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
CMOS low power dissipation
Overvoltage tolerant inputs to 3.6 V
Dynamically controlled outpus
Complies with JEDEC standards:
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
ESD protection:
MIL-STD-883, method 3015 Class 3B exceeds 8000 V
HBM JESD22-A114E Class 3B exceeds 8000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
Maximum data rates:
500 Mbit/s (1.8 V to 3.3 V translation)
320 Mbit/s (< 1.8 V to 3.3 V translation)
320 Mbit/s (translate to 2.5 V or 1.8 V)
280 Mbit/s (translate to 1.5 V)
240 Mbit/s (translate to 1.2 V)
Suspend mode
Bus hold on data inputs
Latch-up performance exceeds 100 mA per JESD 78 Class II
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial Power-down mode operation
型号 | Product status | VCC(A) (V) | VCC(B) (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | Nr of bits | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
74AVCH1T45GW-Q100 | Production | 0.8 - 3.6 | 0.8 - 3.6 | CMOS/LVTTL | ± 12 | 2.1 | 1 | very low | -40~125 | 262 | 36.1 | 150 | TSSOP6 |
Model Name | 描述 |
---|---|
|
型号 | 可订购的器件编号,(订购码(12NC)) | 状态 | 标示 | 封装 | 外形图 | 回流焊/波峰焊 | 包装 |
---|---|---|---|---|---|---|---|
74AVCH1T45GW-Q100 | 74AVCH1T45GW-Q100H (935299267125) |
Active | K5 |
TSSOP6 (SOT363-2) |
SOT363-2 | SOT363-2_125 |
文件名称 | 标题 | 类型 | 日期 |
---|---|---|---|
74AVCH1T45_Q100 | Dual-supply voltage level translator/transceiver; 3-state | Data sheet | 2022-03-31 |
AN10161 | PicoGate Logic footprints | Application note | 2002-10-29 |
AN90007 | Pin FMEA for AVC family | Application note | 2018-11-30 |
SOT363-2 | 3D model for products with SOT363-2 package | Design support | 2023-02-02 |
avch1t45 | 74AVCH1T45 Ibis model | IBIS model | 2014-10-14 |
SOT363-2 | plastic thin shrink small outline package; 6 leads; body width 1.25 mm | Package information | 2022-11-21 |
SOT363-2_125 | TSSOP6 ; Reel pack for SMD, 7"; Q3/T4 product orientation | Packing information | 2022-11-04 |
74AVCH1T45GW-Q100_Nexperia_Product_Reliability | 74AVCH1T45GW-Q100 Nexperia Product Reliability | Quality document | 2023-05-29 |
型号 | Orderable part number | Ordering code (12NC) | 状态 | 包装 | Packing Quantity | 在线购买 |
---|---|---|---|---|---|---|
74AVCH1T45GW-Q100 | 74AVCH1T45GW-Q100H | 935299267125 | Active | SOT363-2_125 | 3,000 | 订单产品 |
作为 Nexperia 的客户,您可以通过我们的销售机构订购样品。
如果您没有 Nexperia 的直接账户,我们的全球和地区分销商网络可为您提供 Nexperia 样品支持。查看官方经销商列表。
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.