可订购部件
型号 | 可订购的器件编号 | 订购代码(12NC) | 封装 | 从经销商处购买 |
---|---|---|---|---|
74AVC4T3144GU12 | 74AVC4T3144GU12X | 935690174115 | SOT1174-1 | 订单产品 |
Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more information4-bit dual-supply buffer/level translator; 3-state
The 74AVC4T3144 is a 4-bit, dual-supply level translating buffer with 3-state outputs. It features four data inputs (An and B4), four data outputs (YBn and YA4), and an output enable input (OE). The device is configured to translate three inputs from VCC(A) to VCC(B) and one input from VCC(B) to VCC(A). OE, An and YA4 are referenced to VCC(A) and YBn and B4 are referenced to VCC(B). A HIGH on OE causes the outputs to assume a high-impedance OFF-state.
The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables outputs, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at GND level, all outputs are in the high-impedance OFF-state.
Wide supply voltage range:
VCC(A): 0.8 V to 3.6 V
VCC(B): 0.8 V to 3.6 V
Complies with JEDEC standards:
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114E Class 3B exceeds 8000 V
CDM JESD22-C101C exceeds 1000 V
Maximum data rates:
380 Mbit/s (≥ 1.8 V to 3.3 V translation)
200 Mbit/s (≥ 1.1 V to 3.3 V translation)
200 Mbit/s (≥ 1.1 V to 2.5 V translation)
200 Mbit/s (≥ 1.1 V to 1.8 V translation)
150 Mbit/s (≥ 1.1 V to 1.5 V translation)
100 Mbit/s (≥ 1.1 V to 1.2 V translation)
Suspend mode
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
IOFF circuitry provides partial Power-down mode operation
Specified from -40 °C to +85 °C and -40 °C to +125 °C
型号 | Product status | VCC (V) | Logic switching levels | Output drive capability (mA) | fmax (MHz) | Nr of bits | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name |
---|---|---|---|---|---|---|---|---|---|---|---|---|
74AVC4T3144GU12 | Production | n.a. | CMOS/LVTTL | ± 12 | 190 | 4 | very low | -40~125 | 188 | 6.2 | 95.8 | XQFN12 |
Model Name | 描述 |
---|---|
|
型号 | 可订购的器件编号,(订购码(12NC)) | 状态 | 标示 | 封装 | 外形图 | 回流焊/波峰焊 | 包装 |
---|---|---|---|---|---|---|---|
74AVC4T3144GU12 | 74AVC4T3144GU12X (935690174115) |
Active |
XQFN12 (SOT1174-1) |
SOT1174-1 | SOT1174-1_115 |
文件名称 | 标题 | 类型 | 日期 |
---|---|---|---|
74AVC4T3144 | 4-bit dual-supply buffer/level translator; 3-state | Data sheet | 2018-07-24 |
AN90007 | Pin FMEA for AVC family | Application note | 2018-11-30 |
SOT1174-1 | 3D model for products with SOT1174-1 package | Design support | 2021-01-28 |
avc4t3144 | IBIS model of 74AVC4T3144 | IBIS model | 2017-12-22 |
74AVC4T3144_and_74LVC4T3144_leaflet | Dual supply translating buffers/line drivers | Leaflet | 2018-03-09 |
Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
SOT1174-1 | plastic, leadless extremely thin quad flat package; 12 terminals; 0.4 mm pitch; 2 mm x 1.7 mm x 0.5 mm body | Package information | 2024-04-11 |
SOT1174-1_115 | XQFN12; Reel pack for SMD, 7''; Q1/T1 product orientation | Packing information | 2020-04-21 |
74AVC4T3144GU12_Nexperia_Product_Reliability | 74AVC4T3144GU12 Nexperia Product Reliability | Quality document | 2023-05-29 |
型号 | Orderable part number | Ordering code (12NC) | 状态 | 包装 | Packing Quantity | 在线购买 |
---|---|---|---|---|---|---|
74AVC4T3144GU12 | 74AVC4T3144GU12X | 935690174115 | Active | SOT1174-1_115 | 4,000 | 订单产品 |
作为 Nexperia 的客户,您可以通过我们的销售机构订购样品。
如果您没有 Nexperia 的直接账户,我们的全球和地区分销商网络可为您提供 Nexperia 样品支持。查看官方经销商列表。
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.