Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more information74AUP1G3208GF
Low-power 3-input OR-AND gate
The 74AUP1G3208 is a single 3-input OR-AND gate. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Alternatives
Features and benefits
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
Complies with JEDEC standards:
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8C (2.7 V to 3.6 V)
Low static power consumption; ICC = 0.9 μA (maximum)
Latch-up performance exceeds 100 mA per JESD 78 Class II
Overvoltage tolerant inputs to 3.6 V
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial Power-down mode operation
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C
参数类型
| 型号 | Product status | Package name |
|---|---|---|
|
74AUP1G3208GF
|
Not for design in | XSON6 |
PCB Symbol, Footprint and 3D Model
| Model Name | 描述 |
|---|---|
|
|
Series
文档 (6)
| 文件名称 | 标题 | 类型 | 日期 |
|---|---|---|---|
| 74AUP1G3208 | Low-power 3-input OR-AND gate | Data sheet | 2023-07-18 |
| AN10161 | PicoGate Logic footprints | Application note | 2002-10-29 |
| AN11052 | Pin FMEA for AUP family | Application note | 2019-01-09 |
| aup1g3208 | 74AUP1G3208 IBIS model | IBIS model | 2016-02-24 |
| Nexperia_document_Logic_CombinationLogic_infocard_201710 | Combination logic solutions card | Leaflet | 2019-08-09 |
| Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904 | Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904 | Leaflet | 2019-04-12 |
支持
如果您需要设计/技术支持，请告知我们并填写 应答表 我们会尽快回复您。
模型
| 文件名称 | 标题 | 类型 | 日期 |
|---|---|---|---|
| aup1g3208 | 74AUP1G3208 IBIS model | IBIS model | 2016-02-24 |
PCB Symbol, Footprint and 3D Model
| Model Name | 描述 |
|---|---|
|
|
订购、定价与供货
样品
作为 Nexperia 的客户，您可以通过我们的销售机构订购样品。
如果您没有 Nexperia 的直接账户，我们的全球和地区分销商网络可为您提供 Nexperia 样品支持。查看官方经销商列表。
How does it work?
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.
74AUP1G3208GF
Low-power 3-input OR-AND gate
从安世半导体购买
| SKU | 库存* | MOQ | 单位价格 | 数量 |
|---|
