NG体育娱乐，ng体育平台

×

74LVC2G08-Q100

Dual 2-input AND gate

The 74LVC2G08-Q100 is a dual 2-input AND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

特性

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)

    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C

  • Wide supply voltage range from 1.65 V to 5.5 V

  • 5 V tolerant outputs for interfacing with 5 V logic

  • Overvoltage tolerant inputs to 5.5 V

  • IOFF circuitry provides partial Power-down mode operation

  • High noise immunity

  • ±24 mA output drive (VCC = 3.0 V)

  • CMOS low power dissipation

  • Complies with JEDEC standard:

    • JESD8-7 (1.65 V to 1.95 V)

    • JESD8-5 (2.3 V to 2.7 V)

    • JESD8-B/JESD36 (2.7 V to 3.6 V)

  • Latch-up performance exceeds 250 mA

  • Direct interface with TTL levels

  • ESD protection:

    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V

    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

  • Multiple package options

参数类型

Type numberProduct statusVCC (V)Logic switching levelsOutput drive capability (mA)tpd (ns)fmax (MHz)Nr of bitsPower dissipation considerationsTamb (°C)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package name
74LVC2G08DC-Q100Production1.65 - 5.5CMOS/LVTTL± 242.11502low-40~12520032.4110VSSOP8
74LVC2G08DP-Q100Production1.65 - 5.5CMOS/LVTTL± 242.11502low-40~12521018.8104TSSOP8
74LVC2G08GS-Q100Production1.65 - 5.5CMOS/LVTTL± 242.11502low-40~1252699.7141XSON8

封装

型号封装尺寸版本回流焊/波峰焊包装状态标示可订购的器件编号，（订购码(12NC)）
74LVC2G08DC-Q100
VSSOP8
(SOT765-1) 		SOT765-1SOT765-1_125ActiveV0874LVC2G08DC-Q100H
( 9353 015 54125 )
74LVC2G08DP-Q100
TSSOP8
(SOT505-2) 		SOT505-2SOT505-2_125ActiveV0874LVC2G08DP-Q100H
( 9353 015 55125 )
74LVC2G08GS-Q100
XSON8
(SOT1203) 		SOT1203REFLOW_BG-BD-1
SOT1203_115ActiveVE74LVC2G08GS-Q100X
( 9356 906 75115 )

环境信息

型号可订购的器件编号化学成分RoHSRHF指示符无铅转换日期
74LVC2G08DC-Q10074LVC2G08DC-Q100H74LVC2G08DC-Q100Always Pb-free
74LVC2G08DP-Q10074LVC2G08DP-Q100H74LVC2G08DP-Q100Always Pb-free
74LVC2G08GS-Q10074LVC2G08GS-Q100X74LVC2G08GS-Q100week 25, 2019
品质及可靠性免责声明

文档 (11)

文件名称标题类型日期
74LVC2G08_Q100Dual 2-input AND gateData sheet2023-08-16
AN10161PicoGate Logic footprintsApplication note2002-10-29
AN11009Pin FMEA for LVC familyApplication note2019-01-09
lvc2g0874LVC2G08 IBIS modelIBIS model2014-10-20
Nexperia_document_leaflet_Logic_X2SON_packages_062018X2SON ultra-small 4, 5, 6 & 8-pin leadless packagesLeaflet2018-06-05
Nexperia_Selection_guide_2023Nexperia Selection Guide 2023Selection guide2023-05-10
SOT505-2plastic, thin shrink small outline package; 8 leads; 0.65 mm pitch; 3 mm x 3 mm x 1.1 mm bodyPackage information2022-06-03
MAR_SOT1203MAR_SOT1203 TopmarkTop marking2013-06-03
SOT1203plastic, leadless extremely thin small outline package; 8 terminals; 0.35 mm pitch; 1.35 mm x 1 mm x 0.35 mm bodyPackage information2022-06-03
REFLOW_BG-BD-1Reflow soldering profileReflow soldering2021-04-06
SOT765-1plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm bodyPackage information2022-06-03

支持

如果您需要设计/技术支持，请告知我们并填写 应答表, 我们会尽快回复您。

模型

文件名称标题类型日期
lvc2g0874LVC2G08 IBIS modelIBIS model2014-10-20

样品

安世半导体客户可通过我们的销售机构或直接通过在线样品商店订购样品： https://extranet.nexperia.com.

样品订单通常需要2-4天寄送时间。

如果您尚未取得安世半导体的直接采购帐号，我们的全球与区域经销网络可以协助您取得样品

NG体育娱乐，ng体育平台